

TABLE OF CONTENTS

- Preface 1**
- Chapter 1: Scaling of components in CMOS technology 8**
 - 1.1 Comparison technologies
 - 1.2 Moore's law and scaling rules
 - 1.3 ITRS
 - 1.4 Scaling limits
 - 1.5 Concept of reliability in microelectronics
- Chapter 2: High fields and short channel effects 28**
 - 2.1 Effects of high fields
 - 2.2 Calculation of the maximum range in the channel with the quasi-2D Gauss equation
 - 2.3 Short channel effects
 - 2.4 Calculation of the roll-off of the threshold voltage with the quasi-2D Poisson equation
- Chapter 3: Baseline CMOS 66**
 - 3.1 Technological processes in VLSI: outline
 - 3.2 Front End Of Line (FEOL) and Back End Of Line (BEOL)
- Chapter 4: Scaling of the gate oxide 86**
 - 4.1 Oxide leakage current and Trap-Assisted-Tunnel (TAT)
 - 4.2 Oxide energy transfer models

-
- 4.3 Silicon oxide breakdown
 - 4.4 Weibull statistics for the breakdown

Chapter 5: High-k dielectrics 109

- 5.1 Why introducing high-k?
- 5.2 General characteristics and problems
- 5.3 Additional mechanisms of conduction assisted by traps

Chapter 6: Contact and isolation in front end..... 128

- 6.1 Engineering of the source and drain geometry
- 6.2 Gate contacts: Polysilicon Self Alignment (PSA) and metal gates
- 6.3 Dielectric insulation in FEOL: LOCOS and STI

Chapter 7: Performance and reliability of back-end interconnections 141

- 7.1 Interconnection hierarchies
- 7.2 RC time constants of the interconnections
- 7.3 Back-end reliability: Electromigration and Stress-Induced-Voiding (SIV)

Chapter 8: Beyond the conventional MOSFET 157

- 8.1 Silicon On Insulator (SOI)
- 8.2 Strained Silicon
- 8.3 DG-FET and FIN-FET
- 8.4 FET tunnel

Chapter 9: Non-volatile Flash memories 179

- 9.1 Structure and functioning of the Floating-Gate cell
- 9.2 Reliability of cells to Floating Gate
- 9.3 NOR and NAND architectures
- 9.4 The limits of the FG architecture and innovative memory devices

Chapter 10: More Than Moore and semiconductor market trends 220

Appendix A1: Silicon E-k diagrams

Appendix A2: Mobility of silicon carriers

Appendix A3: Band diagram of a MOS system

Appendix A4: Fowler-Nordheim Tunneling